World Library  
Flag as Inappropriate
Email this Article

Mico32

Article Id: WHEBN0012256753
Reproduction Date:

Title: Mico32  
Author: World Heritage Encyclopedia
Language: English
Subject: Field-programmable gate array, ΜClinux, MicroC/OS-II, RTEMS, List of common microcontrollers
Collection:
Publisher: World Heritage Encyclopedia
Publication
Date:
 

Mico32

LatticeMico32
Designer Lattice Semiconductor
Bits 32
Introduced 2006
Design RISC
Type Register-Register
Encoding Fixed 32-bit
Branching Compare and branch
Endianness Big
Extensions User-defined
Open Yes
Registers
General purpose 32

LatticeMico32 is a 32-bit microprocessor soft core from Lattice Semiconductor optimized for field-programmable gate arrays (FPGAs). It uses a Harvard architecture, which means the instruction and data buses are separate. Bus arbitration logic can be used to combine the two buses, if desired.

LatticeMico32 is licensed under a free (IP) core license. This means that the Mico32 is not restricted to Lattice FPGAs, and can be legally used on any host architecture (FPGA, ASIC, or software emulation). It is possible to embed a LatticeMico32 core into Xilinx and Altera FPGAs, in addition to the Lattice parts the LatticeMico32 was developed for.

Both the CPU core and the development toolchain are available in source-code form, allowing third-parties to implement changes to the processor architecture.

Features

  • RISC load/store architecture.
  • 32-bit data path.
  • 32-bit fixed-size instructions (all instructions are 32 bits, including jump, call and branch instructions).
  • 32 general purpose registers (R0 is typically set to zero by convention, however R0 is a standard register and other values may be assigned to it if so desired).
  • Up to 32 external interrupts.
  • Configurable instruction set including user defined instructions.
  • Optional configurable caches (direct-mapped or 2-way set-associative, with a variety of cache sizes and arrangements).
  • Optional pipelined memories.
  • Dual Wishbone memory interfaces (one read-only instruction bus, one read-write data/peripheral bus).
  • Memory mapped I/O.
  • 6 stage pipeline.

Toolchain

See also

  • Milkymist LatticeMico32-based System on a chip

External links

  • Lattice's LatticeMico32 web site
  • uCLinux port to the Milkymist SoC (that uses LatticeMico32)
  • ERIKA Enterprise (OSEK/VDX API) porting for LatticeMico32
  • Fabrice Bellard's jslinux)
This article was sourced from Creative Commons Attribution-ShareAlike License; additional terms may apply. World Heritage Encyclopedia content is assembled from numerous content providers, Open Access Publishing, and in compliance with The Fair Access to Science and Technology Research Act (FASTR), Wikimedia Foundation, Inc., Public Library of Science, The Encyclopedia of Life, Open Book Publishers (OBP), PubMed, U.S. National Library of Medicine, National Center for Biotechnology Information, U.S. National Library of Medicine, National Institutes of Health (NIH), U.S. Department of Health & Human Services, and USA.gov, which sources content from all federal, state, local, tribal, and territorial government publication portals (.gov, .mil, .edu). Funding for USA.gov and content contributors is made possible from the U.S. Congress, E-Government Act of 2002.
 
Crowd sourced content that is contributed to World Heritage Encyclopedia is peer reviewed and edited by our editorial staff to ensure quality scholarly research articles.
 
By using this site, you agree to the Terms of Use and Privacy Policy. World Heritage Encyclopedia™ is a registered trademark of the World Public Library Association, a non-profit organization.
 


Copyright © World Library Foundation. All rights reserved. eBooks from Project Gutenberg are sponsored by the World Library Foundation,
a 501c(4) Member's Support Non-Profit Organization, and is NOT affiliated with any governmental agency or department.