World Library  
Flag as Inappropriate
Email this Article

Small Outline Integrated Circuit

Article Id: WHEBN0002555717
Reproduction Date:

Title: Small Outline Integrated Circuit  
Author: World Heritage Encyclopedia
Language: English
Subject: Orders of magnitude (capacitance), Small Outline Diode, TO-66, DO-214, TO-126
Collection: Chip Carriers
Publisher: World Heritage Encyclopedia

Small Outline Integrated Circuit


A Small Outline Integrated Circuit (SOIC) is a surface-mounted integrated circuit (IC) package which occupies an area about 30–50% less than an equivalent DIP, with a typical thickness that is 70% less. They are generally available in the same pinouts as their counterpart DIP ICs. The convention for naming the package is SOIC or SO followed by the number of pins. For example, a 14-pin 4011 would be housed in an SOIC-14 or SO-14 package.


  • JEDEC and EIAJ standards 1
  • General package characteristics 2
    • Narrow SOIC (JEDEC) 2.1
    • Wide SOIC 2.2
    • MSOIC 2.3
    • SOJ 2.4
    • SOP 2.5
    • SSOP 2.6
    • TSOP 2.7
    • TSSOP 2.8
    • Exposed Pad 2.9
  • References 3
  • External links 4

JEDEC and EIAJ standards

SOIC actually refers to at least two different package standards: The EIAJ SOIC body is approximately 5.3 mm (0.21 in) wide, while the JEDEC SOIC body is approximately 3.8 mm (0.15 in) wide. The EIAJ packages are also thicker and slightly longer. Otherwise the packages are similar.

Note that because of this, SOIC is not specific enough of a term to describe parts which are interchangeable. Many electronic retailers will list parts in either package as SOIC whether they are referring to the JEDEC or EIAJ standards. The wider EIAJ packages are more common with higher pin count ICs, but there is no guarantee that an SOIC package with any number of pins will be either one or the other.

General package characteristics

This package is shorter and narrower than DIPs, the side-to-side pitch being 6 mm for an SOIC-14 (from lead tip to lead tip) and the body width being 3.9 mm. These dimensions differ depending on the SOIC in question, and there are several variants. This package has "gull wing" leads protruding from the two long sides and a lead spacing of 0.050 in (1.27 mm).


The picture below shows the general shape of an SOIC narrow package, with major dimensions. The values of these dimensions (in mm) for common SOICs is shown in the table.

A general SOIC, with major dimensions.
 C  Clearance between IC body and PCB
 H  Total carrier height
 T  Lead thickness
 L  Total carrier length 
 LW Lead width
 LL Lead length
 P  Pitch
 WB IC body width
 WL Lead-to-lead width
 O  End overhang
Package WB WL H C L P LL T LW O
SOIC-8-N 3.8–4.0 5.8–6.2 1.35–1.75 0.10–0.25 4.8–5.0 1.27 0.41 (1.04) 0.19–0.25 0.35–0.51 0.33
SOIC-14-N 3.8–4.0 5.8–6.2 1.35–1.75 0.10–0.25 8.55–8.75 1.27 1.05 0.19–0.25 0.39–0.46 0.3–0.7
SOIC-16-N 3.8–4.0 5.8–6.2 1.35–1.75 0.10–0.25 9.8–10.0 1.27 1.05 0.19–0.25 0.39–0.46 0.3–0.7
SOIC-16-W 7.4–7.6 10.0–10.65 2.35–2.65 0.10–0.30 10.1–10.5 1.27 0.40–1.27 0.20–0.33 0.31–0.51 0.4–0.9


Next to the narrow SOIC package (commonly represented as SOx_N or SOICx_N, where x is the number of pins), there's also the wide (or sometimes called extended) version. This package is commonly represented as SOICX_W or SOICx_W.

The difference is mainly related to the parameters WB and WL.

As an example, the values WB and WL are given for an 8-pins wide (extended) SOIC package:

Package WB WL
SOIC-8 5.41 (5.16) 8.07 (7.67)


Another SOIC variant, available only for 8-pins and 10-pins ICs, is the mini-SOIC, also called micro-SOIC. This case is much smaller with a pitch of only 0.5mm. See the following table for the 10-pin model:

Package WB WL H C L P LL T LW
miniSOIC-10 3.0 4.9 1.09 0.10 3.0 0.5 0.95 0.19 0.23

An excellent overview of different semiconductor packages can be found here.[1]


Small outline J-leaded package (SOJ) is a version of SOIC with J-type leads instead of gull-wing leads.[2]


After SOIC came a family of smaller form factors, small outline package (SOP), with pin spacings less than 1.27 mm:

  • Plastic small outline package (PSOP)
  • Thin small outline package (TSOP)
  • Thin-shrink small outline package (TSSOP)


Shrink small outline package (SSOP) chips have "gull wing" leads protruding from the two long sides, and a lead spacing of 0.0256 inches (0.65mm). 0.5mm lead spacing is less common, but not rare.

The body size of a SOP was compressed and the lead pitch tightened to obtain a smaller version SOP. This yields an IC package which is a significant reduction in the size (compared to standard package). All IC assembly processes remain the same as with standard SOPs.

Applications for a SSOP enable end-products (pagers, portable audio/video, disc drives, radio, RF devices/components, telecom) to be reduced in size and weight. Semiconductor families such as operational amplifiers, drivers, optoelectronics, controllers, logic, analog, memory, comparators and more using BiCMOS, CMOS or other silicon / GaAs technologies are well addressed by the SSOP product family.


A TSOP (thin small outline package) is a rectangular, thin bodied component. The ICs on DRAM memory modules were usually TSOPs until they were replaced by ball grid array (BGA).


ExposedPAD TSSOP-16

A TSSOP (thin-shrink small outline package) is a rectangular, thin body size component. A Type I TSSOP has legs protruding from the width portion of the package. A Type II TSSOP has the legs protruding from the length portion of the package. A TSSOP's leg count can range from 8 to 64.

TSSOPs are particularly suited for gate drivers, controllers, wireless / RF, op-amps, logic, analog, ASICs, memory (EPROM, E2PROM), comparators and optoelectronics. Memory modules, disk drives, recordable optical disks, telephone handsets, speed dialers, video / audio and consumer electronics / appliances are suggested uses for TSSOP packaging.

Exposed Pad

The Exposed Pad (EP) variant of small outline packages can increase heat dissipation by as much as 1.5 times over a standard TSSOP, thereby expanding the margin of operating parameters. Additionally, the ExposedPad can be connected to ground, thereby reducing loop inductance for high frequency applications. The ExposedPad should be soldered directly to the PCB to realize the thermal and electrical benefits.


  1. ^ "National Semiconductor Selection Guide by Package Products". Retrieved 2011-12-18. 
  2. ^ "IC Package Types". Archived from the original on 2011-07-16. Retrieved 2013-01-01. 

External links

  • Fairchild CAD drawing and footprint for SOIC-8
  • Amkor Technology SOIC Package
  • Amkor Technology ExposedPad SOIC / SSOP Package
  • Amkor Technology SSOP package.
  • Amkor Technology ExposedPad SOIC / SSOP package.
  • Image of a 74HC4067 multiplexer chip in a SSOP package. A US quarter is shown for a size reference.
This article was sourced from Creative Commons Attribution-ShareAlike License; additional terms may apply. World Heritage Encyclopedia content is assembled from numerous content providers, Open Access Publishing, and in compliance with The Fair Access to Science and Technology Research Act (FASTR), Wikimedia Foundation, Inc., Public Library of Science, The Encyclopedia of Life, Open Book Publishers (OBP), PubMed, U.S. National Library of Medicine, National Center for Biotechnology Information, U.S. National Library of Medicine, National Institutes of Health (NIH), U.S. Department of Health & Human Services, and, which sources content from all federal, state, local, tribal, and territorial government publication portals (.gov, .mil, .edu). Funding for and content contributors is made possible from the U.S. Congress, E-Government Act of 2002.
Crowd sourced content that is contributed to World Heritage Encyclopedia is peer reviewed and edited by our editorial staff to ensure quality scholarly research articles.
By using this site, you agree to the Terms of Use and Privacy Policy. World Heritage Encyclopedia™ is a registered trademark of the World Public Library Association, a non-profit organization.

Copyright © World Library Foundation. All rights reserved. eBooks from Project Gutenberg are sponsored by the World Library Foundation,
a 501c(4) Member's Support Non-Profit Organization, and is NOT affiliated with any governmental agency or department.