World Library  
Flag as Inappropriate
Email this Article

Verilog-AMS

Article Id: WHEBN0005588193
Reproduction Date:

Title: Verilog-AMS  
Author: World Heritage Encyclopedia
Language: English
Subject: Verilog-A, Verilog, Accellera, Behavioral modeling in computer-aided design, VHDL-AMS
Collection: Hardware Description Languages
Publisher: World Heritage Encyclopedia
Publication
Date:
 

Verilog-AMS

Verilog-AMS is a derivative of the Verilog hardware description language that includes analog and mixed-signal extensions (AMS) in order to define the behavior of analog and mixed-signal systems. It extends the event-based simulator loops of Verilog/SystemVerilog/VHDL, by a continuous-time simulator, which solves the differential equations in analog-domain. Both domains are coupled: analog events can trigger digital actions and vice versa.[1]

Contents

  • Overview 1
  • Code example 2
  • See also 3
  • References 4
  • External links 5
    • General 5.1
    • Open Source Implementations 5.2

Overview

The Verilog-AMS standard was created with the intent of enabling designers of analog and mixed signal systems and integrated circuits to create and use modules that encapsulate high-level behavioral descriptions as well as structural descriptions of systems and components.[2][3][4]

Verilog-AMS is an industry standard modeling language for mixed signal circuits. It provides both continuous-time and event-driven modeling semantics, and so is suitable for analog, digital, and mixed analog/digital circuits. It is particularly well suited for verification of very complex analog, mixed-signal and RF integrated circuits.[5]

Verilog and Verilog/AMS are not procedural programming languages, but event-based hardware description languages (HDLs). As such, they provide sophisticated and powerful language features for definition and synchronization of parallel actions and events. On the other hand, many actions defined in HDL program statements can run in parallel (somewhat similar to threads and tasklets in procedural languages, but much more fine-grained). However, Verilog/AMS can be coupled with procedural languages like the ANSI C language using the Verilog Procedural Interface of the simulator, which eases testsuite implementation, and allows interaction with legacy code or testbench equipment.

The original intention of the Verilog-AMS committee was a single language for both analog and digital design, however due to delays in the merger process it remains at Accellera while Verilog evolved into SystemVerilog and went to the IEEE.

Code example

Verilog/AMS is a superset of the Verilog digital HDL, so all statements in digital domain work as in Verilog (see there for examples). All analog parts work as in Verilog-A.

The following code example in Verilog-AMS shows a DAC which is an example for analog processing which is triggered by a digital signal:

`include "constants.vams"
`include "disciplines.vams"
// Simple DAC model
module dac_simple(aout, clk, din, vref);
        
        // Parameters
        parameter integer bits = 4 from [1:24];
        parameter integer td = 1n from[0:inf);  // Processing delay of the DAC
        
        // Define input/output
        input clk, vref;
        input [bits-1:0] din;
        output aout;
                
        //Define port types
        logic clk;
        logic [bits-1:0] din;
        electrical  aout, vref;
        
        // Internal variables
        real aout_new, ref;
        integer i;
        
        // Change signal in the analog part
        analog begin
                @(initial_step) V(aout) <+ 0; // Set output to 0 when the simulation starts
                @(posedge clk) begin // Change output only for rising clock edge        
                        
                        aout_new = 0;
                        ref = V(vref);
                        
                        for(i=0; i
    

The ADC model is reading analog signals in the digital blocks:

`include "constants.vams"
`include "disciplines.vams"
// Simple ADC model
module adc_simple(clk, dout, vref, vin);
        
        // Parameters
        parameter integer bits = 4 from[1:24]; // Number of bits
        parameter integer td = 1 from[0:inf);  // Processing delay of the ADC
        
        // Define input/output
        input clk, vin, vref;
        output [bits-1:0] dout;
        
        //Define port types
        electrical vref, vin;
        logic clk;
        reg [bits-1:0] dout;
        
        // Internal variables   
        real ref, sample;
        integer i;
        
        
        initial begin
                dout = 0;
        end

        // Perform sampling in the digital blocks for rising clock edge
        always @(posedge clk) begin
                
                sample = V(vin);
                ref = V(vref);
                        
                for(i=0; i ref) begin
                                dout[i] <= #(td) 1;
                                sample = sample - ref;
                        end
                        else
                                dout[i] <= #(td) 0;
                end
        end
endmodule

See also

References

  1. ^ Scheduling semantics are specified in the Verilog/AMS Language Reference Manual, section 8.
  2. ^ Accellera Verilog Analog Mixed-Signal Group, "Overview," http://www.verilog.org/verilog-ams/htmlpages/overview.html
  3. ^ Verilog-AMS Language Reference Manual
  4. ^ The Designer's Guide to Verilog-AMS
  5. ^ Verification of Complex Analog Integrated Circuits

External links

  • I. Miller and T. Cassagnes, "Verilog-AMS Eases Mixed Mode Signal Simulation," Technical Proceedings of the 2000 International Conference on Modeling and Simulation of Microsystems, pp. 305–308, Available: http://www.nsti.org/publ/MSM2000/T31.01.pdf

General

  • Accellera Verilog Analog Mixed-Signal Group
  • verilogams.com — User's manual for Verilog-AMS and Verilog-A
  • The Designer's Guide Community, Verilog-A/MS — Examples of models written in Verilog-AMS
  • EDA.ORG AMS Wiki - Issues, future development, SystemVerilog integration

Open Source Implementations

  • OpenVAMS, an Open-Source VerilogAMS-1.3 Parser with internal VPI-like representation
  • V2000 project - Verilog-AMS parser & elaborator
This article was sourced from Creative Commons Attribution-ShareAlike License; additional terms may apply. World Heritage Encyclopedia content is assembled from numerous content providers, Open Access Publishing, and in compliance with The Fair Access to Science and Technology Research Act (FASTR), Wikimedia Foundation, Inc., Public Library of Science, The Encyclopedia of Life, Open Book Publishers (OBP), PubMed, U.S. National Library of Medicine, National Center for Biotechnology Information, U.S. National Library of Medicine, National Institutes of Health (NIH), U.S. Department of Health & Human Services, and USA.gov, which sources content from all federal, state, local, tribal, and territorial government publication portals (.gov, .mil, .edu). Funding for USA.gov and content contributors is made possible from the U.S. Congress, E-Government Act of 2002.
 
Crowd sourced content that is contributed to World Heritage Encyclopedia is peer reviewed and edited by our editorial staff to ensure quality scholarly research articles.
 
By using this site, you agree to the Terms of Use and Privacy Policy. World Heritage Encyclopedia™ is a registered trademark of the World Public Library Association, a non-profit organization.
 


Copyright © World Library Foundation. All rights reserved. eBooks from Project Gutenberg are sponsored by the World Library Foundation,
a 501c(4) Member's Support Non-Profit Organization, and is NOT affiliated with any governmental agency or department.