World Library  
Flag as Inappropriate
Email this Article


Article Id: WHEBN0020639110
Reproduction Date:

Title: Eisc  
Author: World Heritage Encyclopedia
Language: English
Subject: GNU Compiler Collection, List of instruction sets
Publisher: World Heritage Encyclopedia


The EISC (Extendable Instruction Set Computer) is a compressed code>

Extendable Instruction Set

In embedded applications, code density is a golden goal since higher code density means less memory traffic and die area for embedded memory can be reduced. To improve code density, compressed code architectures have appeared such as THUMB by ARM and MIPS16 by MIPS and so on. In short, compressed code architectures have shorter length instructions for controlling the data path. Many compressed code architectures suffer from insufficient immediate operand fields.

While achieving high code density and a low memory access rate, the EISC architecture adopts a novel and terse scheme to resolve the problem of insufficient immediate operand fields of the compressed code architectures. The EISC uses an efficient fixed length 16-bit instruction set for 32-bit data processing. To resolve the problem of insufficient immediate operand fields in a concise way, EISC uses an independent instruction called load extension register (LERI), which consists of a 2-bit opcode and a 14-bit immediate value.

The LERI instruction extends the immediate field by loading an immediate value to a special register called the extension register. By using LERI instructions, the EISC architecture can make the program code more compact than the competing architectures, since the frequency of LERI instructions is less than 20% in many programs. In addition, EISC does not require instructions for switching its processor mode between the compressed instruction mode and the normal instruction mode. (For competing architectures, extra mode-changing instructions are added to use specific instructions such as MAC instructions.)

Instruction Set Architecture Family

The EISC has 16-bit, 32-bit and 64-bit instruction set architecture family. There exist SE (simple EISC) series and AE (Advanced EISC) series.

  • SE1608: 16-bit simple EISC family. 3-operand instruction set architecture. Not a compressed code architecture but it also uses LERI instruction to fully support 16-bit immediate value diretly.
  • SE3208: 32-bit simple EISC family. 3-operand instruction set architecture. 8 general purpose registers (GPRs).
  • AE32000: 32-bit Advanced EISC family for embedded microprocessing market. 2-operand instruction set architecture. 16 GPRs. It also has SIMD-DSP capability. The Newest instruction set architecture is AE32000C (AE32000-revision C).
  • AE64000: 64-bit Advanced EISC family for embedded microprocessing market especially robot and multimedia market.
Class Core Process Clock Freq. Average IPC Peak MIPS Gate Counts Power Consumption (@0.18 μm) Pipelines SIMD-DSP
SE SE1608 16-bit CPU 70 MHz@0.18 μm 8K 3 stages
SE3208 32-bit CPU 70 MHz@0.18 μm 13K 3 stages
AE AE32000C-Tiny up to 100 MHz@0.18 μm over 0.8 110 MIPS@100 MHz 26-30K under 0.15 mW/MHz 3 stages
AE32000C-Lucida up to 150 MHz@0.18 μm over 0.87 145 MIPS@130 MHz 50-88K under 0.30 mW/MHz 5 stages SIMD-DSP
AE32000C-Empress up to 300 MHz@0.13 μm over 0.78 120K under 0.38 mW/MHz 9 stages SIMD-DSP

See also

External links

Related links

  • ADChips Inc., The inventor of EISC processor
  • EISC technology overview in ADCUS inc.
  • EISC Studio2: Free Integrated Development Environment(IDE) software for EISC processor (Supported OS: Windows)
  • series (Needs Cygwin under Windows)

Related papers

  • High-performance extendable instruction set computing
  • AE32000B: a Fully Synthesizable 32-Bit Embedded Microprocessor Core in ETRI Journal, Volume 25, Number 5, October 2003
  • A DSP-enhanced 32-bit embedded microprocessor
  • "An automated, reconfigurable, low-power RFID tag" compares the EISC architecture with other architectures
  • Design of a DSP Unit for 32-bit Embedded EISC Microprocessor
  • Supports for Processing Media Data in Embedded Processors
This article was sourced from Creative Commons Attribution-ShareAlike License; additional terms may apply. World Heritage Encyclopedia content is assembled from numerous content providers, Open Access Publishing, and in compliance with The Fair Access to Science and Technology Research Act (FASTR), Wikimedia Foundation, Inc., Public Library of Science, The Encyclopedia of Life, Open Book Publishers (OBP), PubMed, U.S. National Library of Medicine, National Center for Biotechnology Information, U.S. National Library of Medicine, National Institutes of Health (NIH), U.S. Department of Health & Human Services, and, which sources content from all federal, state, local, tribal, and territorial government publication portals (.gov, .mil, .edu). Funding for and content contributors is made possible from the U.S. Congress, E-Government Act of 2002.
Crowd sourced content that is contributed to World Heritage Encyclopedia is peer reviewed and edited by our editorial staff to ensure quality scholarly research articles.
By using this site, you agree to the Terms of Use and Privacy Policy. World Heritage Encyclopedia™ is a registered trademark of the World Public Library Association, a non-profit organization.

Copyright © World Library Foundation. All rights reserved. eBooks from Project Gutenberg are sponsored by the World Library Foundation,
a 501c(4) Member's Support Non-Profit Organization, and is NOT affiliated with any governmental agency or department.